Regviz

Freescale Semiconductor /MK80F25615 /SIM /SOPT8

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SOPT8

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MK80F25615/SIM/SOPT8#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)FTM0SYNCBIT 0 (0)FTM1SYNCBIT 0 (0)FTM2SYNCBIT 0 (0)FTM3SYNCBIT 0 (0)FTM0OCH0SRC 0 (0)FTM0OCH1SRC 0 (0)FTM0OCH2SRC 0 (0)FTM0OCH3SRC 0 (0)FTM0OCH4SRC 0 (0)FTM0OCH5SRC 0 (0)FTM0OCH6SRC 0 (0)FTM0OCH7SRC 0 (0)FTM3OCH0SRC 0 (0)FTM3OCH1SRC 0 (0)FTM3OCH2SRC 0 (0)FTM3OCH3SRC 0 (0)FTM3OCH4SRC 0 (0)FTM3OCH5SRC 0 (0)FTM3OCH6SRC 0 (0)FTM3OCH7SRC

FTM2SYNCBIT=0, FTM3OCH5SRC=0, FTM0OCH7SRC=0, FTM0OCH1SRC=0, FTM3OCH7SRC=0, FTM3OCH0SRC=0, FTM1SYNCBIT=0, FTM3OCH1SRC=0, FTM0OCH0SRC=0, FTM0SYNCBIT=0, FTM3OCH2SRC=0, FTM0OCH6SRC=0, FTM0OCH2SRC=0, FTM3OCH6SRC=0, FTM3OCH4SRC=0, FTM0OCH5SRC=0, FTM3OCH3SRC=0, FTM0OCH4SRC=0, FTM0OCH3SRC=0, FTM3SYNCBIT=0

Description

System Options Register 8

Fields

FTM0SYNCBIT

FTM0 Hardware Trigger 0 Software Synchronization

0 (0): No effect

1 (1): Write 1 to assert the TRIG0 input to FTM0, software must clear this bit to allow other trigger sources to assert.
FTM1SYNCBIT

FTM1 Hardware Trigger 0 Software Synchronization

0 (0): No effect.

1 (1): Write 1 to assert the TRIG0 input to FTM1, software must clear this bit to allow other trigger sources to assert.
FTM2SYNCBIT

FTM2 Hardware Trigger 0 Software Synchronization

0 (0): No effect.

1 (1): Write 1 to assert the TRIG0 input to FTM2, software must clear this bit to allow other trigger sources to assert.
FTM3SYNCBIT

FTM3 Hardware Trigger 0 Software Synchronization

0 (0): No effect.

1 (1): Write 1 to assert the TRIG0 input to FTM3, software must clear this bit to allow other trigger sources to assert.
FTM0OCH0SRC

FTM0 channel 0 output source

0 (0): FTM0_CH0 pin is output of FTM0 channel 0 output

1 (1): FTM0_CH0 pin is output of FTM0 channel 0 output, modulated by FTM1 channel 1 output
FTM0OCH1SRC

FTM0 channel 1 output source

0 (0): FTM0_CH1 pin is output of FTM0 channel 1 output

1 (1): FTM0_CH1 pin is output of FTM0 channel 1 output, modulated by FTM1 channel 1 output
FTM0OCH2SRC

FTM0 channel 2 output source

0 (0): FTM0_CH2 pin is output of FTM0 channel 2 output

1 (1): FTM0_CH2 pin is output of FTM0 channel 2 output, modulated by FTM1 channel 1 output
FTM0OCH3SRC

FTM0 channel 3 output source

0 (0): FTM0_CH3 pin is output of FTM0 channel 3 output

1 (1): FTM0_CH3 pin is output of FTM0 channel 3 output, modulated by FTM1 channel 1 output
FTM0OCH4SRC

FTM0 channel 4 output source

0 (0): FTM0_CH4 pin is output of FTM0 channel 4 output

1 (1): FTM0_CH4 pin is output of FTM0 channel 4 output, modulated by FTM1 channel 1 output
FTM0OCH5SRC

FTM0 channel 5 output source

0 (0): FTM0_CH5 pin is output of FTM0 channel 5 output

1 (1): FTM0_CH5 pin is output of FTM0 channel 5 output, modulated by FTM1 channel 1 output
FTM0OCH6SRC

FTM0 channel 6 output source

0 (0): FTM0_CH6 pin is output of FTM0 channel 6 output

1 (1): FTM0_CH6 pin is output of FTM0 channel 6 output, modulated by FTM1 channel 1 output
FTM0OCH7SRC

FTM0 channel 7 output source

0 (0): FTM0_CH7 pin is output of FTM0 channel 7 output

1 (1): FTM0_CH7 pin is output of FTM0 channel 7 output, modulated by FTM1 channel 1 output
FTM3OCH0SRC

FTM3 channel 0 output source

0 (0): FTM3_CH0 pin is output of FTM3 channel 0 output

1 (1): FTM3_CH0 pin is output of FTM3 channel 0 output modulated by FTM2 channel 1 output.
FTM3OCH1SRC

FTM3 channel 1 output source

0 (0): FTM3_CH1 pin is output of FTM3 channel 1 output

1 (1): FTM3_CH1 pin is output of FTM3 channel 1 output modulated by FTM2 channel 1 output.
FTM3OCH2SRC

FTM3 channel 2 output source

0 (0): FTM3_CH2 pin is output of FTM3 channel 2 output

1 (1): FTM3_CH2 pin is output of FTM3 channel 2 output modulated by FTM2 channel 1 output.
FTM3OCH3SRC

FTM3 channel 3 output source

0 (0): FTM3_CH3 pin is output of FTM3 channel 3 output

1 (1): FTM3_CH3 pin is output of FTM3 channel 3 output modulated by FTM2 channel 1 output.
FTM3OCH4SRC

FTM3 channel 4 output source

0 (0): FTM3_CH4 pin is output of FTM3 channel 4 output

1 (1): FTM3_CH4 pin is output of FTM3 channel 4 output modulated by FTM2 channel 1 output.
FTM3OCH5SRC

FTM3 channel 5 output source

0 (0): FTM3_CH5 pin is output of FTM3 channel 5 output

1 (1): FTM3_CH5 pin is output of FTM3 channel 5 output modulated by FTM2 channel 1 output.
FTM3OCH6SRC

FTM3 channel 6 output source

0 (0): FTM3_CH6 pin is output of FTM3 channel 6 output

1 (1): FTM3_CH6 pin is output of FTM3 channel 6 output modulated by FTM2 channel 1 output.
FTM3OCH7SRC

FTM3 channel 7 output source

0 (0): FTM3_CH7 pin is output of FTM3 channel 7 output

1 (1): FTM3_CH7 pin is output of FTM3 channel 7 output modulated by FTM2 channel 1 output.

Links

()

Register License

Redistribution and use in source and binary forms, with or without modification,\nare permitted provided that the following conditions are met:\n o Redistributions of source code must retain the above copyright notice, this list\n of conditions and the following disclaimer.\n o Redistributions in binary form must reproduce the above copyright notice, this\n list of conditions and the following disclaimer in the documentation and/or\n other materials provided with the distribution.\n o Neither the name of Freescale Semiconductor, Inc. nor the names of its\n contributors may be used to endorse or promote products derived from this\n software without specific prior written permission.\n THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS “AS IS” AND\n ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED\n WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE\n DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR\n ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\n (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\n LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON\n ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\n SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data